I. INTRODUCTION
Computation of the discrete Fourier transform (DFT) and inverse DFT is used in e.g. orthogonal frequency-division multiplexing (OFDM) communication systems and spectrometers. An N -point DFT can be expressed as
where W n =e −j 2π N is twiddle factor, the N :th primitive root of unity with it's exponent being evaluated modulo N , n is the time index, and k is the frequency index. Various methods for efficiently computing (1) have been the subject of a large body of published literature. They are commonly referred to as fast Fourier transform (FFT) algorithms. Also, many different architectures to efficiently map the FFT algorithm to hardware have been proposed [1] .
A commonly used architecture for transforms of length N = b r is the pipelined FFT. The pipeline architecture is characterized by continuous processing of input data. In addition, the pipeline architecture is highly regular, making it straightforward to automatically generate FFTs of various lengths. Figure 1 outlines the architecture of a Radix-2 i single-path delay feedback (SDF) decimation in frequency (DIF) pipeline FFT architecture for length N . This architecture is generic while the required ranges of each complex twiddle factor multiplier is outlined in Table I for varying numbers of i. For the twiddle factor multipliers with small ranges special methods have been proposed. Especially one can note that for a W 4 multiplier the possible coefficients are {±1, ±j} and, hence, this can be simply solved by optionally interchanging real and imaginary parts and possibly negate (or replace the addition with a subtraction in the subsequent stage). For larger ranges (W 8 , W 16 , and W 32 ) approaches have been proposed in [4] , [6] - [8] .
In this work we instead focus on using standard complex multipliers. However the twiddle factors calculated advance, stored in memories and retrieved for multiplication whenever necessary. The size of the twidde factor memory for each stage depends upon some factors; arithmetic precision, number of FFT point and number of the stage. Usually for a long FFT the lookup tables are large in comparsion with butterfly and complex multiplier. In [9] , [10] methods are proposed to reduce the size of the memories by utilizing the octave symmetry of the twiddle factors, hence only storing values for angles between 0 ≤ α ≤ π/4. The memory then have at most (N/8 + 1) words. However, the results in [9] , [10] are given for complete FFTs using the same architecture for all memories and only for radix-2 2 . In this work we show that octave symmetry is not always useful due to the overhead of multiplexers and negations. Furthermore, we will investigate the wordlength scaling effect as previous work has shown that the occupied cell area when synthesizing lookup tables does not grow linearly with the number of bits in the look-up table [11] . It is noted that one could use dedicated memory structures on the FPGAs, but depending on available resources and the size of the memories this may not be suitable. For using the dedicated memory structures a cost model is proposed in [12] .
In next section the different architectures to implement the twiddle factor memories are explained. In Section III, we analyze and compare the implementation results of those architectures. Finally, some conclusions are presented.
II. ARCHITECTURES FOR TWIDDLE FACTOR MEMORIES
The twiddle factor memory should provide the real and imaginary parts of the twiddle factor. Typically, in a SDF pipelined FFT architecture a counter is used to keep track of which row of the FFT are computed in each clock cycle. Hence, we will here assume that the mapping should be from row number to the real and imaginary part of the twiddle factor.
A. Single Look-up Table
The simplest approach, as shown in Fig. 4 , is to just use a large look-up table to store the twiddle factors. For a W N multiplier, N words needs to be stored. Hence, for large N one could expect this method to have a higher complexity compared to the reduced schemes. On the other hand it lacks any overhead. It should also be noted that this scheme possibly stores the same twiddle factor in several positions as the mapping is from row to twiddle factor and for radix-2 i algorithms some twiddle factors appears more than once for i ≥ 2.
B. Twiddle Factor Memory with Address Mapping
A possible simplification is to use an address mapping circuit that maps the row to the corresponding angle (k in (1)) and use a memory storing the required elements only once. For the general case, we will need to store many, but not all, values, still using N possible words even though many can be set to "don't care". Because of this one can expect the resources used for the look-up table to be reduced compared to the previous approach, given that the synthesis tool can benefit from it. The structure is shown in Fig. 3 . 
C. Twiddle Factor Memory with Address Mapping and Symmetry
Another modification, that was proposed in [9] , [10] , is to use the well known octave symmetry to only store twiddle factors for 0 ≤ α ≤ π/4. The additional cost is an address mapping circuit as discussed in the previous section as well as multiplexers to interchange the real and imaginary parts and possible negations. The main benefit is that only N/8+1 words are required to be stored. The resulting structure is shown in Fig. 4 
D. Address Mapping
The address mapping for a Radix-2 i FFT is done as shown in 5. Here, the total length of the FFT is 2 L points and the resolution of the twiddle factor multiplier is W 2 k . It is worth noting that the address mapping for a given W N multiplier is independent of L. Clearly, i will affect the complexity of the address mapping circuitry.
III. ANALYSIS AND RESULTS
We have analyzed complexity of twiddle factor memory having resolution ≥ 64 with different architectures, considering radix-2 i algorithm with different values of i. In FPGA designs, the memory with address mapping is not a beneficial choice because the synthesis tool does not utilize the "don't care" conditions. However in the ASIC designs it is in the middle of the both, although never the best. To illustrate the input of the wordlength, we synthesize a W 1024 twiddle factor using wordlengths varying from 10 to 18 bits to a Xilinx Virtex-4 FPGA. The results are shown in Fig. 9 and shows the expected linear behaviour. However, the offset, corresponding to the constant wordlength circuitry like address generation, differs between the approaches. Hence, one would expect that for resolutions that gave similar complexity in Figs. 6, 7, and 8, one would have to re-evaluate the best architecture based on the used wordlength. Figure 10 shows the complexity using the best architecture of the twiddle factor memory for radix-2 i algorithm in different technologies. It can be seen that, the twiddle factor complexity for the same twiddle factor increases as the value of i increases in radix-2 i algorithms. Table II shows twiddle factors for a 8192-point FFT single delay feedback pipelined architecture having resolution ≥ 64 for different radix-2 i algorithms. The complexity of each complex twiddle factor memory with best architecture by using the three different technologies are shown in Tables III, IV and V respectively. The values in italic corresponds to that architecture where only a lookup table is used. This justifies the inital assumption that the same architecture is not benefical for all twiddle factor memories. The total complexity of the twiddle factor memory is reduced as the value of i is increased, except for Xilinx results.
IV. CONCLUSIONS
In this paper, we have analyzed the complexity of twiddle factor memories for pipelined FFTs considering different architectures. Analysis is based on complexity comparisons of different radix-2 i algorithms when implemented either on FPGAs (field programmable gate array) or standard cells. The results show that a plain lookup table is advantageous for low resolution memories while for larger resolution twiddle factor memories, utilizing octave symmetry and a address generator is advantageous. The break-point where the plain lookup table approach is advantageous increases with increasing i.
